AI

AMD Acquires Taalas: Etching LLM Weights Into Silicon at 17,000 Tokens/Second

AMD is acquiring Taalas, the Toronto startup that etches model weights directly into silicon — its HC1 chip serves Llama 3.1 8B at 17,000 tokens/sec, 48-73x faster than Nvidia GPUs. Here's how MSIC technology works, why AMD bought it, and what it means for inference costs.

Keeping this site alive takes effort — your support means everything.
無程式碼也能輕鬆打造專業LINE官方帳號!一鍵導入模板,讓AI助你行銷加分! 無程式碼也能輕鬆打造專業LINE官方帳號!一鍵導入模板,讓AI助你行銷加分!
AMD Acquires Taalas: Etching LLM Weights Into Silicon at 17,000 Tokens/Second

Key takeaways

  • AMD agreed to acquire Taalas (2026-08-06), a Toronto startup whose chips etch model weights directly into silicon — a Model-Specific Integrated Circuit (MSIC) approach that promises an order-of-magnitude inference speedup.
  • Taalas' HC1 test chip serves Meta's Llama 3.1 8B at 17,000 tokens/second — claimed 48-73x faster than Nvidia H200/B200 and 8.5x faster than Cerebras, using only 1/10th the power.
  • The chips use two regions: mask-ROM (etched weights) and SRAM (KV caches + LoRA adapters). The HC2 due this summer doubles capacity to 20B parameters per chip; 50 chips serve a trillion-parameter model.
  • The big tradeoff: MSICs are locked to one model — any update bigger than a LoRA requires a re-spin, though only 2 of 100 metal layers change, cutting turnaround to ~2 months.
  • AMD plans to pair Taalas silicon with Instinct GPUs in Helios racks (GPU prefill + Taalas decode), echoing Nvidia's $20B Groq deal — signaling dedicated inference silicon is now a competitive necessity.

Key answers

What is Taalas and what does AMD's acquisition mean?

Taalas is a Toronto-based AI inference chip startup founded in 2023 by Ljubisa Bajic (former AMD executive and Tenstorrent CEO). On August 6, 2026, AMD announced a definitive agreement to acquire it — an actual acquisition, not an acquihire (terms undisclosed), expected to close in Q4 2026 subject to regulatory approval. AMD plans to integrate Taalas' technology with Instinct GPUs in its Helios rackscale systems, creating first-party disaggregated inference platforms.

How does etching model weights into silicon work?

Instead of a general-purpose GPU that loads weights from HBM memory, Taalas uses EDA tools to translate a neural network's architecture and weights directly into a custom transistor layout. The model's dataflow is hardwired and weights are literally etched into the metal layers. Chips have two regions: mask-ROM (permanent etched weights) and SRAM (dynamic KV caches and LoRA adapters). This eliminates HBM weight-fetching — the main bottleneck and power drain in GPUs.

How fast is the Taalas HC1 chip really?

Taalas claims 17,000 tokens/second on Llama 3.1 8B (TSMC 6nm) — 48x faster than Nvidia B200 (353 tok/s), 73x faster than H200 (230 tok/s), and 8.5x faster than Cerebras (~1,981 tok/s), at roughly 1/10th the power. Caveats: these are Taalas' own figures (not independently verified), the benchmark relies on aggressive quantization (quality tradeoffs, possibly more hallucinations), and the chip only runs Llama 3.1 8B.

What is the downside of model-specific chips?

Once deployed, an MSIC is permanently locked to one model version. Any change bigger than a LoRA adapter requires a physical chip re-spin. Taalas' secret sauce softens this: only 2 of ~100 metal layers need changing, enabling ~2-month turnaround — and etching is claimed to be 100x less expensive than training a frontier model. But with new models shipping nearly monthly, customers must be very confident in their model choice.

How does this compare to Nvidia's Groq deal?

Last December, Nvidia signed a ~$20B licensing deal with Groq to use Groq LPUs for the decode (token generation) stage alongside its GPUs. AMD chose to acquire Taalas outright instead — same disaggregated strategy (GPU does compute-heavy prompt prefill, specialized silicon does fast token generation), but vertically integrated and first-party, fully controlled and supplied by AMD with ROCm orchestration.

AMD Acquires Taalas: Etching LLM Weights Into Silicon at 17,000 Tokens/Second

On August 6, 2026, AMD announced it is acquiring Taalas, the Toronto AI chip startup that takes the most radical approach yet to inference: it etches model weights directly into silicon. The result is a chip that serves Meta’s Llama 3.1 8B at 17,000 tokens per second — claims of 48-73x faster than Nvidia’s flagship GPUs at a tenth of the power.

This is AMD’s answer to Nvidia’s $20 billion Groq deal — and it signals that the AI hardware war has moved from training to inference.

What Is Taalas?

Founded in 2023 and headquartered in Toronto, Taalas is led by Ljubisa Bajic, a former AMD executive and former CEO of Tenstorrent. The company emerged from stealth in February 2026 with its first test chip, the HC1, fabricated on TSMC’s 6nm process.

The deal, announced at market close on Thursday, is an actual acquisition (not an acquihire), with terms undisclosed. It’s expected to close in Q4 2026, subject to regulatory approval. Bajic and the team will join AMD’s AI organization under SVP Vamsi Boppana.

“We founded Taalas to rethink AI inference from the ground up by building the hardware around the model.” — Ljubisa Bajic, co-founder & CEO, Taalas

MSIC: The Model Is the Computer

Taalas’ technology abandons the core tenet of modern computing — the separation of software and general-purpose hardware. Instead of a GPU that loads model weights from memory, Taalas uses proprietary EDA tools to translate a neural network’s architecture and weights directly into a custom transistor layout. The model’s dataflow is hardwired between compute elements; the weights are literally baked into the metal layers.

This makes Taalas chips Model-Specific Integrated Circuits (MSICs) — and it’s why the HC1 is fundamentally different from GPUs, Groq’s LPUs (programmable dataflow), and Cerebras’ waferscale engines:

FeatureNvidia GPUGroq LPUCerebrasTaalas MSIC
ArchitectureGeneral-purposeProgrammable dataflowWafer-scale dataflowModel-specific ASIC
Weight storageExternal HBMOn-chip SRAMOn-chip SRAMEtched in silicon
ProgrammabilityAny modelAny modelAny modelOne model only
BottleneckHBM bandwidthSRAM capacitySilicon footprintNone (no weight fetching)

A Taalas processor has two regions:

  • Mask-ROM recall fabric — where model weights are permanently etched (a single metal layer)
  • SRAM recall fabric — dynamic runtime state: KV caches and LoRA fine-tuning adapters

The Numbers: HC1 Benchmarks

SystemTokens/sec (Llama 3.1 8B)vs HC1
Taalas HC117,000
Cerebras system~1,9818.5x slower
Nvidia B20035348x slower
Nvidia H20023073x slower

Taalas also claims 90% lower power consumption than GPU solutions, and a development cycle of ~1 week to design + ~2 months to fab. Total funding: $219M ($169M in the latest round).

The honest caveats: these are Taalas’ own figures, not independently verified. The 17,000 tok/s headline depends on aggressive quantization, which carries quality tradeoffs (potentially more hallucinations) that AMD’s marketing doesn’t address. And the HC1 only runs one model: Llama 3.1 8B.

The HC2 Roadmap: Scaling to Frontier Models

The second-gen HC2 chip (due summer 2026) targets 20 billion parameters per chip. Bigger models? Just distribute across chips with pipeline parallelism:

  • 50 HC2 accelerators → serve a trillion-parameter model
  • DeepSeek-671B would need ~30 tape-outs

Compare that to Nvidia’s LPX systems, which would need a few dozen GPUs and at least 2,000 Groq LPUs to serve the same model.

AMD’s Strategy: Disaggregated, First-Party Inference

AMD plans to pair Instinct-based Helios racks with Taalas silicon in a disaggregated architecture:

  • Prefill (compute-heavy prompt processing) → Instinct GPUs
  • Decode (token generation) → Taalas accelerators
  • Orchestrated by ROCm, part of the full stack (Instinct + EPYC + Helios + ROCm)

This mirrors Nvidia’s Groq strategy — but with a crucial difference: AMD owns the entire stack. No partnership fees, no third-party dependency. AMD previously worked with Cerebras on a similar disaggregated design; Taalas brings it in-house.

“AMD is building a full-stack AI platform that gives customers the flexibility to deploy the right compute solutions for every AI workload.” — Vamsi Boppana, SVP, AMD AI Group

The Model-Lock Tradeoff

The catch: once deployed, you’re stuck with that model. Any change bigger than a LoRA adapter requires a physical re-spin of the chips. With new models shipping nearly every month, customers must be very confident in their model choice.

Taalas’ mitigation: because only the top layers carry the model, a re-spin changes just 2 of ~100 metal layers — cutting turnaround to ~2 months and making it 100x less expensive than training a frontier model. The economics work best for stable, mature models running at massive production scale.

What It Means for Inference Economics

This deal is bigger than one acquisition. It confirms three shifts:

  1. Inference is the new battleground. Analysts project inference demand will exceed training by 118x by 2026 and claim 75% of all AI compute by 2030. That’s where the money — and the competition — is.
  2. Test-time scaling becomes viable. Reasoning models (o1, DeepSeek-R1) achieve intelligence by “thinking longer,” consuming 10-100x more tokens. If AMD drives token cost down 10-20x, developers can afford much deeper reasoning chains.
  3. AI agents get cheaper. Agentic loops (code assistants, multi-agent systems) run iteratively and token-hungrily. Cheap, fast token generation is what makes them practical at scale.

For developers, the practical takeaway: stop pricing inference as a linear GPU cost curve. Dedicated silicon for popular open models is coming — and with OpenAI, Anthropic, and Meta all as Instinct customers, a GPT or Claude on Instinct-Taalas hybrid hardware is entirely plausible.

Bottom Line

AMD acquiring Taalas is the clearest signal yet that fixed-function inference silicon is a competitive necessity, not a niche. The technology is radical, the benchmarks are eye-popping (with caveats), and the model-lock tradeoff is real. But if even a fraction of production inference settles onto stable models, etching them into silicon at 17,000 tokens/sec will reshape the economics of every AI application built on top.